# Lecture 9

# **Counters & Shift Registers**

Peter Cheung Imperial College London


URL: www.ee.imperial.ac.uk/pcheung/teaching/EE2\_CAS/ E-mail: p.cheung@imperial.ac.uk

PYKC 12 Nov 2024


## **Learning outcomes**

- How to specify a simple binary counter?
- How to convert from binary to BCD format?
- How the generate various clock signals with different periods?
- How to specify shift registers?
- How to design a Linear Feedback Shift Register (LFSR) that produces pseudo-random binary sequence (PRBS)?
- How to specify ROM and RAM in SystemVerilog


## **Example: Simple Counter**



## Mapping from SV to hardware



## **Displaying a binary number as decimal**




- In Lab 4 Task 2, you are required to display the counter value as binary coded decimal number instead of hexadecimal. A SystemVerilog component bin2bcd\_16.sv is provided.
- Hex numbers are difficult to interpret. Often we would like to see the binary value displayed as decimal. For that we need to design a combinational circuit to converter from binary to binary-coded decimal. For example, the value 8'hff or 8'b1111111 is converted to 8'd255 in decimal.

## Shift and Add 3 algorithm [1] – shifting operation

- Let us consider converting hexadecimal number 8'h7C (which is decimal 8'd124)
- Shift the 8-bit binary number left by 1 bit = multiply number by 2
- Shifting the number left 8 times = multiply number by  $2^8$
- Now truncate the number by dropping the bottom 8 bits = divide number by  $2^8$
- So far we have done nothing to the number it has the same value
- The idea is that, as we shift the number left into the BCD digit "bins", we make the necessary adjustment to the hex number so that it conforms to the BCD rule (i.e. falls within 0 to 9, instead of 0 to 15)

8-bit binary




## Shift and Add 3 algorithm [2] – shift left with problem

- If we take the original 8-bit binary number and shift this three times into the BCD digit positions. After 3 shifts we are still OK, because the **ones digit** has a value of 3 (which is OK as a BCD digit).
- If we shift again (4<sup>th</sup> time), the digit now has a value of 7. This is still OK. However, no matter what the next bit it, another shift will make this digit illegal (either as hexadecimal "e" or "f", both not BCD).
- In our case, this will be a "F"!

	Hundreth BCD	Tens BCD	Ones BCD	8-bit binary		
Original binary number				0111	1 1 0 0	
Shift left 1 bit – no problem			0	1111	1000	
Shift left 1 bit - no problem			0 1	1111	0000	
Shift left 1 bit – no problem			0 1 1	1110	0000	
Shift left 1 bit - no problem			0111	1 1 0 0	0000	
Shift left 1 bit – problem, not BCD			1111	1000	0000	

## Shift and Add 3 algorithm [3] – shift and adjust

- So on the fourth shift, we detect that the value is > or = 5, then we adjust this number by adding 3 before the next shift.
- In that way, after the shift, we move a 1 into the tens BCD digit as shown here.



## Shift and Add 3 algorithm [4] – full conversion

- In summary, the basic idea is to shift the binary number left, one bit at a time, into locations reserved for the BCD results.
- Let us take the example of the binary number 8'h7C. This is being shifted into a 12-bit/3 digital BCD result of 12'd124 as shown below.

	Hundreth BCD	Tens BCD	Ones BCD	8-bit binary	
Original binary number				0111	1100
Shift left three times no adjust			011	1110	0
Shift left Ones = 7, ≥5			0111	1100	
Add 3			1010	1100	
Shift left Ones = 5		1	0101	100	
Add 3		1	1000	100	
Shift left 2 times Tens = 6, ≥5		1 1 0	0010	0	
Add 3		1 0 0 1	0010	0	
Shift left BCD value is correct	1	0 0 1 0	0100		


### SystemVerilog implementation - bin2bcd\_8.sv

```
module bin2bcd 8 (
14
       input logic [7:0]
                                     // value ot be converted
                             x,
       output logic [11:0] BCD
                                    // BCD digits
17
    );
        // Concatenation of input and output
       logic [19:0] result; // = bit in x + 4 * no of digits
20
       integer i;
21
       always_comb
23
       begin
          result[19:0] = 0;
          result[7:0] = x;
                               // bottom 8 bits has input value
          for (i=0; i<8; i=i+1) begin</pre>
             if (result[11:8] >= 5)
                result[11:8] = result[11:8] + 4'd3;
30
             if (result[15:12] >= 5)
34
                result[15:12] = result[15:12] + 4'd3;
             // Shift everything left
             result = result << 1;</pre>
40
          // Decode output from result
          BCD = result[19:8];
       end
    endmodule
44
```


### A Flexible Timer – clktick.sv

- Instead of having a counter that count events, we often want a counter to provide a measure of **time**. We call this a **timer**.
- Here is a useful timer component that uses a clock reference, and produces a pulse lasting for one cycle every N+1 clock cycles.
- If "en" signal is low (not enabled), the clkin pulses are ignored.







#### clktick.sv explained




- We use this as a down (instead of up) counter
- The counter value goes from N to 0, hence there are N+1 clock cycles for each tick pulse






#### **Cascading counters**


 By connecting clktick module in series with a counter module, we can produce a counter that counts the number of millisecond elapsed as shown below.




## Clock divider (clkdiv.sv)

- Another useful module is a **clock divider circuit**.
- This produces a symmetrical clock output, dividing the input clock frequency by a factor of 2\*(K+1).







### clkdiv.v explained



#### **Shift Register specification in SystemVerilog**




### Linear Feedback Shift Register (LFSR) (1)



- Assuming that the initial value is 4'b0001.
- This shift register counts through the sequence as shown in the table here.
- This is now acting as a 4-bit counter, whose count value appears somewhat random.
- This type of shift register circuit is called "Linear Feedback Shift Register" or LFSR.
- Its value is sort of random, but repeat very 2<sup>N</sup>-1 cycles (where N = no of bits).
- The "taps" from the shift register feeding the XOR gate(s) is defined by a polynomial as shown above.

Q4	Q3	Q2	Q1	count
0	0	0	1	1
0	0	1	0	2
0	1	0	0	4
1	0	0	1	9
0	0	1	1	3
0	1	1	0	6
1	1	0	1	13
1	0	1	0	10
0	1	0	1	5
1	0	1	1	11
0	1	1	1	7
1	1	1	1	15
1	1	1	0	14
1	1	0	0	12
1	0	0	0	8
0	0	0	1	1

### **Primitive Polynomial**




Primitive polynomial:  $1 + X^3 + X^4$ 

- This circuit implements the LFSR based on this **primitive polynomial**:
- The polynomial is of order 4 (highest power of x)
- This produces a **pseudo random binary sequence** (PRBS) of length 2<sup>4</sup> 1 = 15
- Here is a table showing primitive polynomials at different sizes (or orders)


m		m	
3	$1 + X + X^3$	14	$1 + X + X^6 + X^{10} + X^{14}$
4	$1 + X + X^4$	15	$1 + X + X^{15}$
5	$1 + X^2 + X^5$	16	$1 + X + X^{3+}X^{12} + X^{16}$
6	$1 + X + X^{6}$	17	$1 + X^3 + X^{17}$
7	$1 + X^3 + X^7$		$1 + X^7 + X^{18}$
	$1 + X^2 + X^3 + X^4 + X^8$	19	$1 + X + X^{2^+}X^5 + X^{19}$
9	$1 + X^4 + X^9$	20	$1 + X^3 + X^{20}$
10	$1 + X^3 + X^{10}$	21	$1 + X^2 + X^{21}$
11	$1 + X^2 + X^{11}$	22	$1 + X + X^{22}$
	$1 + X + X^4 + X^6 + X^{12}$	23	$1 + X^5 + X^{23}$
13	$1 + X + X^3 + X^4 + X^{13}$	24	$1 + X + X^{2+}X^7 + X^{24}$

PYKC 12 Nov 2024


### lfsr4.sv



### Simplified 4 x 4 ROM array




#### Simplified 8 x 6 Static RAM array




### System Verilog specification of 256 x 8 ROM


```
module rom #(
                      ADDRESS_WIDTH = 8,
2
         parameter
                      DATA_WIDTH = 8
     ) (
         input logic
                                              clk.
         input logic
                        [ADDRESS_WIDTH-1:0] addr,
6
         output logic [DATA_WIDTH-1:0]
                                               dout
 7
     );
9
     logic [DATA_WIDTH-1:0] rom_array [2**ADDRESS_WIDTH-1:0];
10
11
12
    initial begin
             $display("Loading rom.");
13
14
             $readmemh("sinerom.mem", rom_array);
15
    end:
16
    always_ff @(posedge clk)
17
         // output is synchronous
18
19
         dout <= rom_array [addr];</pre>
20
    endmodule
                    Verilator gives a warning unless you add an extra line!!!!!
21
22
```



### Initialization of the ROM




#### **Simple Sinewave Generator**



### **Parameterised ROM:**


```
module rom #(
                                           counter
                     ADDRESS_WIDTH = 8,
         parameter
                     DATA_WIDTH = 8
    ) (
         input logic
                                            clk,
        input logic [ADDRESS_WIDTH-1:0] addr,
6
        output logic [DATA_WIDTH-1:0]
                                             dout
 7
    );
9
    logic [DATA_WIDTH-1:0] rom_array [2**ADDRESS_WIDTH-1:0];
10
11
12
    initial begin
             $display("Loading rom.");
13
14
             $readmemh("sinerom.mem", rom_array);
15
    end;
16
    always_ff @(posedge clk)
17
        // output is synchronous
18
        dout <= rom_array [addr];</pre>
19
20
    endmodule
21
22
```



rom #(10, 9) sineRom\_1024x9 (....)

#### **Dual-port ROM**

1	<pre>module rom2ports #(</pre>
2	parameter ADDRESS_WIDTH = 8,
3	DATA_WIDTH = 8
4	)(
5	input logic clk,
6	<pre>input logic [ADDRESS_WIDTH-1:0] addr1,</pre>
7	<pre>input logic [ADDRESS_WIDTH-1:0] addr2,</pre>
8	output logic [DATA_WIDTH-1:0] dout1,
9	output logic [DATA_WIDTH-1:0] dout2
10	);
11	
12	<pre>logic [DATA_WIDTH-1:0] rom_array [2**ADDRESS_WIDTH-1:0];</pre>
13	
14	initial begin
15	<pre>\$display("Loading rom.");</pre>
16	<pre>\$readmemh("sinerom.mem", rom_array);</pre>
17	end;
18	
19	always_ff @(posedge clk) begin
20	// output is synchronous
21	<pre>dout1 &lt;= rom_array [addr1];</pre>
22	dout2 <= rom_array [addr2];
23	end
24	
25	endmodule



#### **Dual-port RAM**

1	<pre>module ram2ports #(</pre>
2	<pre>parameter ADDRESS_WIDTH = 8,</pre>
3	DATA_WIDTH = 8
4	)(
5	input logic clk,
6	input logic wr_en,
7	input logic rd_en,
8	<pre>input logic [ADDRESS_WIDTH-1:0] wr_addr,</pre>
9	<pre>input logic [ADDRESS_WIDTH-1:0] rd_addr,</pre>
10	input logic [DATA_WIDTH-1:0] din,
11	output logic [DATA_WIDTH-1:0] dout
12	);
13	
14	<pre>logic [DATA_WIDTH-1:0] ram_array [2**ADDRESS_WIDTH-1:0];</pre>
15	
16	always_ff @(posedge clk) begin
17	if (wr_en == 1'b1)
18	ram_array[wr_addr] <= din;
19	if (rd_en == 1'b1)
20	// output is synchronous
21	dout <= ram_array [rd_addr];
22	end
23	endmodule

